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GATE-PLANARIZED THIN FILM
TRANSISTOR SUBSTRATES AND RELATED
METHODS OF FABRICATION
This application claims priority benefit from provisional
application Ser. No. 60/837,172 filed on Aug. 11, 2006, the
entirety of which is incorporated herein by reference.
This invention was made with government support under
Grant No W91INF-05-1-0187 awarded by the Army
Research Office (DARPA) and Grant No. NCC-2-3163
awarded by the National Aeronautics and Space Administra-
tion (NASA). The government has certain rights in the inven-
tion.
BACKGROUND OF THE INVENTION
"Soft" electronic products fabricated via new cost-effec-
tive processes will require the discovery/implementation of
key materials components as well as unconventional routes to
efficient device assembly. Organic molecular and polymeric
(semi)conductors and gate dielectrics are among the most
important materials for development of this new technology
since they are needed for fabricating thin-film transistors
(TFTs) an essential electronic device component. There-
fore, successful TFT materials candidates should be depos-
ited via inexpensive methodologies such as spin-coating,
casting, and printing and at low temperature to ensure com-
patibility with plastic substrates. Furthermore, for comple-
mentary circuit applications both p- (hole-) and n-type (elec-
tron-transporting) semiconductors should perform optimally
with the same gate dielectric material. During the past few
years, a number of efficient p- and n-type semiconductors for
organic TFTs (OTFTs) have been discovered.
More recently, research in this area has attacked the prob-
lem of large OTFT operating voltages by developing new gate
dielectric materials, most of which are fabricated into very
thin films. However, because OTFT structures are invariably
based on very thin dielectrics, the gate is unpatterned, and the
issue arises as to whether it is possible to deposit nanoscopic
dielectric films on patterned gate line (for practical TFT cir-
cuitry) and yet preserve excellent insulating characteristics,
high dielectric strength, smooth surface morphology to
yield functional OFETs. This issue is even of greater impor-
tance for printed conductors, which are much thicker than
conventional vapor-deposited metals. Accordingly, the
search continues in the art for new device structures and
methods of fabrication to better utilize recent material devel-
opments.
SUMMARY OF THE INVENTION
In light of the foregoing, it is an object of the present
invention to provide thin film transistor substrates, devices
and/or methods for their application and/or assembly, thereby
overcoming various deficiencies and shortcomings of the
prior art, including those outlined above. It will be understood
by those skilled in the art that one or more aspects of this
invention can meet certain objectives, while one or more other
aspects can meet certain other objectives. Each objective may
not apply equally, in all its respects, to every aspect of this
invention. As such, the following objects can be viewed in the
alternative with respect to any one aspect of this invention.
It is an object of the present invention to provide a thin film
substrate and/or device with a patterned gate configuration
and one or more related methods of fabrication.
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It can be another object of the present invention to provide
a patterned gate conductor gate configuration, planarized
with respect to a transistor substrate incorporated therewith.
It can be another object of the present invention, alone or in
5 conjunction with one or more of the preceding objectives, to
provide such a transistor substrate which can be incorporated
into an organic thin film transistor, utilizing organic dielectric
and/or semiconductor materials without compromising sur-
face morphology and/or transistor function.
10 Other objects, features, benefits and advantages of the
present invention will be apparent from this summary and the
following descriptions of certain embodiments, and will be
readily apparent to those skilled in the art having knowledge
of various thin film transistor substrates, devices and assem-
15 bly/fabrication techniques. Such objects, features, benefits
and advantages will be apparent from the above as taken into
conjunction with the accompanying examples, data, figures
and all reasonable inferences to be drawn therefrom, alone or
with consideration of the references incorporated herein.
20 In part, the present invention can be directed to a method of
preparing a plastic polymeric substrate for a thin film transis-
tor. Such a method can comprise providing a component
comprising a conductor material thereon or coupled thereto,
such a material in a predetermined line or patterned configu-
25 ration; contacting the component with a plastic polymeric
substrate material; and heating the plastic polymeric material
for a time and/or pressure at least partially sufficient to par-
tially transfer the patterned conductor material or lines
thereof to the plastic substrate material. In certain embodi-
30 ments, as can be used for effective transfer to and/or pla-
narization of the conductor material, the plastic polymeric
substrate material can be heated to a temperature about or
greater than about its glass transition temperature.
A plastic polymeric substrate material utilized in conjunc-
35 tion with this methodology is limited only by utilization with
a conductor material consistent with or as described herein.
Without limitation, such a polymeric substrate material can
be selected from a thermoplastic polymer, such as but not
limited to a poly(methylmethacrylate), a poly(vinylpyrroli-
4o done), a polystyrene, and a poly(dimethylsiloxane). Regard-
less, a conductor material can be selected from any such
material known in the art to provide gate function in the
context of a thin film transistor device. Without limitation,
such a conductor material can comprise a metal selected from
45 Ag, Au, Cu and Al.
Without limitation, as illustrated below, a transferred con-
ductor material can comprise lines or a patterned configura-
tion comprising a width dimension about or greater than 5
µm. Regardless, the corresponding thickness dimension can
5o be less than about 400 mu, such a dimension as can be con-
sidered in the context of planarization of such a conductor
material. Without limitation, as discussed elsewhere herein,
such planarization can facilitate assembly or deposition of a
dielectric material on or coupled to such a conductor-sub-
55 strate composite. Likewise, an organic or inorganic semicon-
ductor material can be assembled on or coupled to such a
dielectric material, and as part of the fabrication of a thin film
transistor device. Without limitation, a dielectric component
useful in conjunction with this invention can be selected from
60 various materials providing favorable capacitance and/or
insulating properties. Without limitation, in some embodi-
ments, such a dielectric component can include at least one of
a multi-layered organic assembly, an organic polymeric com-
position and a metal oxide, and/or combinations thereof.
65 Such dielectric component(s) can be selected as would be
understood by those skilled in the art made aware of this
invention. Without limitation, such dielectric components,
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including organic dielectric components, can be as described
in co-pending application Ser. No. 11/642,217 filed Dec. 20,
2006 and/or the references cited therein, each of which is
incorporated herein by reference in its entirety. Likewise,
various semiconductor materials, as would be understood by 5
those skilled in the art, can be used in conjunction with this
invention.
In part, the present invention can also be directed to a
method of using the glass transition temperature of a thermo-
plastic material to fabricate a gate-planarized transistor sub- io
strate. Such a method can comprise providing a component
comprising a gate conductor material on or coupled thereto,
such a gate conductor material in a predetermined line or
pattern configuration; contacting the component and a ther-
moplastic polymer substrate material; and heating the ther- 15
moplastic polymer material to a temperature about or greater
than about the glass transition temperature thereof for a time
and/or pressure sufficient to embed the patterned gate con-
ductor material or lines thereof into a planar surface of the
thermoplastic polymer substrate material. For example and 20
purpose of illustration, certain substrate materials—e.g.,
without limitation a poly(dimethylsiloxane)—can be
employed in the context of such a method with little or no
pressure, upon heating.
Without limitation, thermoplastic polymers useful in con- 25
junction with such a method can include those described
elsewhere herein. Likewise, a gate conductor material useful
in conjunction with such a method can comprise a metal of the
sort described elsewhere herein or as would be otherwise
understood by those skilled in the art as providing conductor 30
function. Regardless of polymer or conductor choice, the
resulting embedded gate conductor pattern or lines can com-
prise a width dimension about or greater than 5 µm. Regard-
less, such a patterned or line configuration can have a thick-
ness dimension less than about 400 mu. With consideration of 35
the planarization available through use of such a methodol-
ogy, the conductor-substrate-composite can be effectively
incorporated into a thin film transistor device.
In part, the present invention can also be directed to a
planar, flexible plastic thin film substrate. Such a substrate 40
can comprise a patterned gate conductor therein, with the
conductor-substrate interface characterized by an rms surface
roughness less than about 10 mu, as can be determined under
atomic force microscropy conditions of the sort described
herein. Plastic and gate conductor materials can be of the sort 45
described elsewhere herein or as would be otherwise known
to those skilled in the art. Without limitation, where a gate
conductor metal is either Al or Au, therms surface roughness
can be less than about 2 mu. Regardless, such a planar con-
ductor-substrate composite can be effectively incorporated 50
into a thin film transistor device comprising dielectric and/or
semiconductor components, the latter as can comprise one or
more n-type semiconducting materials or one or more p-type
semiconducting materials.
Accordingly, as provided through certain embodiments, 55
this invention can be directed to method(s) for the fabrication
of patterned, gate-planarized, polymer insulator-based TFT
articles, devices and related component structures, which can
operate at low voltages. As illustrated by certain such embodi-
ments, methods of the type described herein can be inexpen- 60
sive and have the advantage of low fabrication temperatures
and scalable manufacturing protocols. For example, as illus-
trated below, pressing polymeric foils or powders attempera-
tures above the transition glass temperatures (T g) on pre-
patterned conducting features allows transfer, after cooling, 65
of a patterned conductor to the polymeric substrate film. The
result can be a new flexible plastic substrate fabricated in-situ
4
in which the film surface exposes self-planarized gate lines.
For instance, and purpose of illustration only, polymer dielec-
tric and semiconductor films can then be deposited with great
uniformity, avoiding partial/irregular gate coating and func-
tionally-catastrophic pinholes typically arising from shadow
effects due to the protruding gate lines.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-C. A) Schematic of a representative polymer
pressing/embedding setup, in accordance with one or more
articles and/or methods of this invention. B) TFT fabrication
process scheme, likewise, in accordance with one or more
articles and/or methods of this invention: i) Conducting gate
line deposition/patterning on the substrate donor; ii) Hot
pressing of polymer foil/powder; iii) Peel-off of polymer
embedded gate lines, yielding OFET gate-substrate; iv) Spin-
coating deposition of the PVP-C 6 dielectric; v) Deposition of
semiconducting layer; vi) Deposition of source-drain elec-
trodes. C) Reflection optical micrograph of Al gate lines
embedded in PMMA.
FIGS. 2A-C. Transmission optical micrographs of Al fea-
tures embedded into PMMA.
FIGS. 3A-C. Transmission optical micrographs of An fea-
tures embedded in PMMA.
FIGS. 4A-B. Transmission optical micrographs of printed
Ag features embedded in PMMA.
FIGS. 5A-C. AFM images of vapor-deposited Al (A),
vapor-deposited An (B), and printed Ag (C) before and after
hot-pressing/embedding demonstrating gate planarization.
FIG. 6. Leakage current measurements for MIM struc-
tures.
FIGS. 7A-D. Current-voltage plots and performance of the
following devices: A. Al/PVP-C 6 (C,-260 nF/cm2)/penta-
cene/Au (L/W=100/5000 µm); (µ sat-0.18 cm2 V- 's-1 ) B.
Al/PVP-C6 (C,-260 nF/cm2)/DFHCO-4T/Au (L/W=100/
5000 µm); (µsat-0.02 cm2 V-i s-1 ). C. Au/PVP-C6 (G25
nF/cm2)/pentacene/Au (L=100 µM, W=500 µm); (µ ,-0.04
cm2 V-1 s-1 ). D. Ag/PVP-C6 (C,-9 nF/cm2)/pentacene/Au
(L/W=100/1000 µm); (µw,2.27 cm2 V- 1s-1).
DETAILED DESCRIPTION OF CERTAIN
EMBODIMENTS
Various methods relating to this invention can be carried
out using a hot press constructed from a bottom Al block
heater and an upper weighted steel block. (FIG. lA). TFT
substrate or device fabrication begins with hot pressing/em-
bedding the conducting gate lines (FIG. 113). A Si (or ultra-
smooth glass) donor component with vapor-deposited Al or
An lines or printed Ag particle ink features is placed on the Al
heaterblock and poly(methylmethacrylate) (PMMA)powder
(or film) is dispersed (positioned) on top.
The steel block is brought into contact and upon heating to
the desired process temperature (140-180° C., Ahe PMMA
Tg) a small pressure (e.g., about 300 to about 400 KPa) is
applied by placing weights on the steel block. Pressure is
maintained for the time required to ensure uniform conductor
embedding, which can vary considerably on whether the
polymer film/powder is pre-heated. After cooling below Tg,
the new composite PMMA-conductor substrate is deattached
from the Si wafer/glass donor. To facilitate detachment, the
donor surface can be treated with CF3(CF2)9(CH2)2SiC13
vapor before pattern/line deposition to yield a low surface
energy self-assembled monolayer. Note that the same donor
component can be used multiple times. FIGS. 1C and 2-4
show examples of the diverse metal features that can be
US 8,110,432 B1
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embedded in PMMA via this process. Metal transfer/embed-
ding yield is quantitative with Al and An and >90% with
printed Ag patterns. Features from as small as about 5 µM or
less to >about 1 cm, are transferred with accuracy. For
OFETs, an about 20-about 200 mu-thick CPVP-C 6 dielectric
film layer (crosslinked polymer blend) can then be deposited
by spin-coating a mixture of poly-vinylphenol (PVP) and
a,w-bis-trichlorohexane (C 6) crosslinking reagent in EtOH.
The TFT device structure is completed by depositing the
semiconductor layer (e.g., about 50 mu), and finally vapor-
depositing An source-drain electrodes (e.g., about 50 mu).
Atomic force microscopic (AFM) images of the conduc-
tor-polymer substrate interface demonstrate the efficiency of
this method in transferring conductor patterns and in achiev-
ing gate planarization. FIG. 5A, left shows an AFM image of
a 40 mu-thick Al line sidewall on a Si substrate. After hot-
pressing, the Al-PMMA interface is planarized with an rms
roughness <0.9 mu (FIG. 5A, center). On this planarized
surface with embedded Al features, a 17 mu-thick dielectric
film is deposited with great uniformity across the same inter-
face (rms roughness <1.5 mu, FIG. 5A, right). Note that for all
metals, the conductor-polymer substrate interface is pla-
narized and extremely smooth (FIG. 513, Q. A range of
dielectric thickness has been deposited on these different
materials [d (mu) —20 (Al); —100 (Au); —200 (Ag)], and the
maximum dielectric capacitance [C, (nF/cm2) —280 (Al); —40
(Au); —12 (Ag)] depends on the bulk roughness, intrinsic
wettability, and chemical characteristics of the embedded
metal surface. Note that the C, ofAg-based MIM structures is
lower than calculated from CPVP-C 6 thickness and k, as may
be the result of thermoplastic resins used in the Ag ink com-
position which increase the effective thickness between An
top electrodes and Ag bottom particles. Leakage current-
voltage measurements of (Al, Au, Ag)/insulator/Au (vapor
deposited) metal-insulator-metal (MIM) structures demon-
strate CPVP-C 6 excellent insulating properties on patterned
gate-planarized lines, with all leakage current densities <10 -5
A/cm2 at 1 MV/cm (FIG. 6).
OFETs fabricated as described above demonstrate the
broad applicability of this process to yield low-voltage pat-
terned gate devices. FIG. 7 shows representative output and
transfer plots using different gate materials and semiconduc-
tors. Al gate-based OFETs with a —20 mu-thick PVP -C6
dielectric operate at a few volts. The results obtained in this
kind of device with penatcene (p-type, FIG. 7A) and a,w-di
(1-perfluohexylcarbonyl)quaterthiophene (DFHCO-4T,
n-type, FIG. 713) demonstrate compatibility with both types
of organic semiconducting materials. Pentacene OFETs with
An (FIG. 7C) and Ag (FIG. 7D) gates also function at low
voltages demonstrating materials gate generality.
EXAMPLES OF THE INVENTION
The following non-limiting examples and data illustrate
various aspects and features relating to the substrates/devices
and/or methods of the present invention, including the fabri-
cation of a gate-planarized substrate, as is available through
the methodologies described herein. In comparison with the
prior art, the present methods and substrate/devices provide
results and data which are surprising, unexpected and con-
trary thereto. While the utility of this invention is illustrated
through the use of several substrates/devices and gate con-
ductor and plastic polymeric materials which can be used
therewith, it will be understood by those skilled in the art that
comparable results are obtainable with various other thin film
6
transistors substrates/devices and gate conductor and/orpoly-
meric materials, as are commensurate with the scope of this
invention.
Materials and Reagents. For a crosslinked polymer blend,
5 poly-4-vinylphenol (PVP; M_-8K) was used without further
purification and 1,6-bis(trichlorosilyl)hexane was purified by
distillation under inert atmosphere. Si wafers (Montco Sili-
con Tech) and glass substrates (Corning Glass) were cleaned
according to standard procedures. Commercially available
10 pentacene was purified by gradient sublimation. DFHCO-4T
is prepared, as reported in the literature. See, e.g., Facchetti,
A.; Yoon, M. H.; Marks, T. J. Adv. Mater. 2005, 17, 1705 and
references therein. PMMA was purchased from Aldrich.
15 Conductive Ag ink (PD-055) was obtained from Acheson
Colloids Inc. Al and An were vapor-deposited using literature
techniques.
Example 1
20
Hot-Pressing/Embedding. This process was performed in a
locally fabricated hot press using a bottom Al heater and atop
steel block carrying weights. Typical "donor" component size
was 1-2 cmx2-4 cm. Before conductor deposition, the donor
25 component was treated with CF 3 (CF2)1 (CH2)2 SiC13 vapor
yielding a highly hydrophobic surface (aqueous contact angle
>110°) which facilitates metal/polymer detachment after hot
pressing/embedding. An and Al (40-50 mu) were deposited
by thermal evaporation through a shadow mask, whereas Ag
30 ink (>1 µm thick) was printed. The polymer powder or film
was placed on top of the donor patterned with the conducting
features and hot-pressed (-300-400 KPa) for 20-60 min. This
time can be reduced dramatically if the polymeric foil/powder
is pre-heated.
35
Example 2
Dielectric Film Deposition. For thin CPVP-C 6 fabrication
(-20 mu), PVP (4 mg/mL in anhydrous EtOH) was mixed
40 with the trichlorosilyl reagent (4 mg/mL in anhydrous EtOH)
in a 1:1 volume ratio, spin-coated onto substrates at 5000 rpm,
and then cured in oven at 70-80° C. for 10-15 min. For thicker
CPVP-C6 films (100-200 mu), PVP (40 mg/mL in anhydrous
EtOH) was mixed with the trichlorosilyl reagent (30-50
45 mg/mL in anhydrous EtOH) in a 1:1 volume ratio, spin-
coated onto substrates at 1500-3000 rpm, and then cured in
oven at 70-80° C. for 15-30 min.
Example 3
50
Surface and Film Characterization. The morphologies of
all thin films were evaluated by atomic force microscopy
(AFM) using a Nanoscope III microscope with A and D
scanners (Digital Instruments, Inc.). All images were
55 recorded under ambient conditions in the contact mode with
Si3N4 cantilevers having pyramidal tips with 70° cone angles
and about 20-about 50 nm radii of curvature. No attempt was
made to account for tip convolution. The cantilever had a
force constant of about 0.12 N/m. The images were obtained
60 using the height mode with a total force of about 20-about 60
nN and a scan rate of about 10 Hz. The same image was
scanned at least three times to ensure the reproducibility as
well as by scanning different area sizes (i.e., higher or lower
magnifications) to verify image consistency. All the RMS
65 surface-roughness values can be reported over an area of 25
µm2 . Thicknesses of all organic thin films were measured
using a Tencor P-10 surface profiler.
US 8,110,432 BI
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Electrical Measurements. OTFTs were fabricated and
evaluated as described previously. See, Facchetti and Marks,
supra. Gold electrodes for OTFT/MIS/MIM devices were
vacuum-deposited through shadow masks at 3-4x10-6 Torr
(1000 A, 0.5 A/s). OTFT measurements were carried out in
air using a Keithly 6430 subfemtoammeter and a Keithly
2400 source meter, operated by a local Labview program and
GPIB communication. Triaxial and/or coaxial shielding was
incorporated into Signaton probe stations to minimize the
noise level. The same instrumentation was used for a digital
capacitance meter (Model 3000, GLK Instruments) and
impedance/gain-phase analyzer (SI 1260, Solartron Analyti-
cal) were used for capacitance measurements.
As shown above, a new methodology for fabricating pat-
terned, gate-planarized OFETs based on hot polymer press-
ing/embedding has been demonstrated. This methodology is
applicable to a variety of gate conductors and polymer matri-
ces, and the resulting devices function at low voltages with a
variety of semiconductors, providing new routes to inexpen-
sive printed electronics.
We claim:
1. A method of preparing a plastic polymeric substrate for
a thin film transistor, said method comprising:
providing a component comprising a conductor material
coupled thereto, said conductor material in a predeter-
mined pattern;
contacting said component with a poly(methylmethacry-
late) substrate material; and
heating said poly(methylmethacrylate) substrate material
to a temperature greater than about the glass transition
temperature of poly(methylmethacrylate) and for a time
and/or at a pressure sufficient to at least partially transfer
said patterned conductor material into said poly(meth-
ylmethacrylate) substrate material.
2. The method of claim 1 wherein said conductor material
comprises a metal selected from Ag, Au, Cu, and Al.
3. The method of claim 1 wherein a dielectric material is
coupled to said poly(methylmethacrylate) substrate material.
4. The method of claim 3 wherein an organic semiconduc-
tor material is coupled to said dielectric material.
5. The method of claim 1 wherein said transferred pattern
comprises a width dimension greater than about 5 µm and a
thickness dimension less than about 400 nun.
6.A method of fabricating a gate-planarized transistor, said
method comprising:
providing a donor component comprising a patterned gate
conductor material coupled thereto;
contacting said patterned gate conductor material with a
poly(methylmethacrylate) substrate; and
heating said poly(methylmethacrylate) substrate to a tem-
perature greater than about the glass transition tempera-
ture of poly(methylmethacrylate) and for a time and/or
at a pressure sufficient to embed said patterned gate
conductor material into a plane of said poly(methyl-
methacrylate) substrate;
8
depositing a planar dielectric layer on the plane of said
poly(methylmethacrylate) substrate into which saidpat-
terned gate conductor material is embedded;
depositing a semiconducting layer in contact with the pla-
y	 nar dielectric layer; and
depositing source-drain electrodes in contact with the
semiconducting layer.
7. The method of claim 6 wherein said pattern of said
embedded gate conductor material comprises a width dimen-
sion greater than about 5 µm and a thickness dimension less
10 than about 400 nm.
8. The method of claim 6 wherein said conductor-substrate
is incorporated into a thin film transistor device.
9. A method of preparing a planar polymeric substrate
comprising a patterned conductor material embedded therein
15 for a thin film transistor, said method comprising:
providing a donor component comprising a patterned con-
ductor material coupled thereto;
contacting said patterned conductor material with a planar
polymeric substrate;
^^ heating said planar polymeric substrate for a time and/or at
a pressure sufficient to embed said patterned conductor
material into a plane of said planar polymeric substrate,
wherein the plane of said planar polymeric substrate
remains substantially planar after saidpatterned conduc-
25	 for material has been embedded therein; and
detaching the patterned conductor material embedded in
the planar polymeric substrate from the donor compo-
nent.
30 10. The method of claim 9 wherein said planar polymeric
substrate is heated to a temperature selected from about and
greater than about the glass transition temperature thereof.
11. The method of claim 9 wherein said planar polymeric
substrate is of a material selected from thermoplastic poly-
mers.
35 12. The method of claim 11 wherein said material is
selected from a poly(methylmethacrylate), a poly(vinylpyr-
rolidone), a polystyrene, and a poly(dimethylsiloxane).
13. The method of claim 12, wherein said material is poly
40 (methylmethacrylate) and is heated to a temperature greater
than about the glass transition temperature thereof.
14. The method of claim 9 wherein said patterned conduc-
tor material comprises a metal selected from Ag, Au, Cu, and
Al.
15. The method of claim 9 wherein a dielectric material is
45 coupled to said planar polymeric substrate.
16. The method of claim 15 wherein an organic semicon-
ductor material is coupled to said dielectric material.
17. The method of claim 9 wherein said embedded pattern
comprises a width greater than about 5 µm and a thickness
So dimension less than about 400 nm.
18. The method of claim 9 comprising treating the donor
component to provide a hydrophobic surface thereon, and
coupling the patterned conductor material to said hydropho-
bic surface.
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